

HIGH END SINGLE CHIP 8-BIT MICROCOMPUTER WITH 4K ROM

PRODUCT DESCRIPTION

The NEC μPD7801 is an advanced 8-bit general purpose single-chip microcomputer fabricated with N-Channel Silicon Gate MOS technology.


The NEC μPD7801 is intended to serve a broad spectrum of 8-bit designs ranging from enhanced single chip applications extending into the multi-chip microprocessor range. All the basic functional blocks — 4096 × 8 of ROM program memory, 128 × 8 of RAM data memory, 8-bit ALU, 48 I/O lines, Serial I/O port, 12-bit timer, and clock generator are provided on-chip to enhance stand-alone applications. Fully compatible with the industry standard 8080A bus structure, expanded system operation can be easily implemented using any of the 8080A/8085A peripherals and memory products. Total memory space can be increased to 64K bytes.

The powerful 140 instruction set coupled with 4K bytes of ROM program memory and 128 bytes of RAM data memory greatly extends the range of single chip microcomputer applications. Five level vectored interrupt capability combined with a 2 microsecond cycle time enable the μPD7801 to compete with multi-chip microprocessor systems with the advantage that most of the support functions are on-chip.

FEATURES

- NMOS Silicon Gate Technology Requiring +5V Supply
- Complete Single-Chip Microcomputer with On-Chip ROM; RAM and I/O
 - 4K Bytes ROM
 - 128 Bytes RAM
 - 48 I/O Lines
- Internal 12-Bit Programmable Timer
- On-Chip 1 MHz Serial Port
- Five Level Vectored, Prioritized Interrupt Structure
 - Serial Port
 - Timer
 - 3 External Interrupts
- Bus Expansion Capabilities
 - Fully 8080A Bus Compatible
 - 60K Bytes External Memory Address Range
- On-Chip Clock Generator
- Wait State Capability
- Alternate Z80™ Type Register Set
- Powerful 140 Instruction Set
- 8 Address Modes; Including Auto-Increment/Decrement
- Multi-Level Stack Capabilities
- Fast 2 μ s Cycle Time
- Bus Sharing Capabilities


PIN CONFIGURATION



μ PD7801

PIN NO.	DESIGNATION	FUNCTION	PIN DESCRIPTION
1, 49-63	AB ₀ -AB ₁₅	(Tri-State, Output) 16-bit address bus.	
2	<u>EXT</u>	(Output) EXT is used to simulate μ PD7801/7802 external memory reference operation. EXT distinguishes between internal and external memory references, and goes low when locations 4096 through 65407 are accessed.	
3-10	DB ₀ -DB ₇	(Tri-State Input/Output, active high) 8-bit true bi-directional data bus used for external data exchanges with I/O and memory.	
11	INT ₀	(Input, active high) Level-sensitive interrupt input.	
12	INT ₁	(Input, active high) Rising-edge sensitive interrupt input. Interrupts are initiated on low-to-high transitions, providing interrupts are enabled.	
13	INT ₂	(Input) INT ₂ is an edge sensitive interrupt input where the desired activation transition is programmable. By setting the ES bit in the Mask Register to a 1, INT ₂ is rising edge sensitive. When ES is set to 0, INT ₂ is falling edge sensitive.	
14	<u>WAIT</u>	(Input, active low) WAIT, when active, extends read or write timing to interface with slower external memory or I/O. WAIT is sampled at the end of T ₂ , if active processor enters a wait state TW and remains in that state as long as WAIT is active.	
15	M1	(Output, active high) when active, M1 indicates that the current machine cycle is an OP CODE FETCH.	
16	<u>WR</u>	(Tri-State Output, active low) WR, when active, indicates that the data bus holds valid data. Used as a strobe signal for external memory or I/O write operations. WR goes to the high impedance state during HALT, HOLD, or RESET.	
17	<u>RD</u>	(Tri-State Output, active low) RD is used as a strobe to gate data from external devices onto the data bus. RD goes to the high impedance state during HALT, HOLD, and RESET.	
18-25	PC ₀ -PC ₇	(Input/Output) 8-bit I/O configured as a nibble I/O port or as control lines.	
26	<u>SCK</u>	(Input/Output) SCK provides control clocks for Serial Port Input/Output operations. Data on the SI line is clocked into the Serial Register on the rising edge. Contents of the Serial Register is clocked onto SO line on falling edges.	
27	SI	(Input) Serial data is input to the processor through the SI line. Data is clocked into the Serial Register MSB to LSB with the rising edge of SCK.	
28	SO	(Output) SO is the Serial Output Port. Serial data is output on this line on the falling edge of SCK, MSB to LSB.	
29	<u>RESET</u>	(Input, active low) RESET initializes the μ PD7801.	
30	STB	(Output) Used to simulate μ PD7801 Port E operation, indicating that a Port E operation is being performed when active.	
31	X ₁	(Input) Clock Input	
33-40	PA ₀ -PA ₇	(Output) 8-bit output port with latch capability.	
41-48	PB ₀ -PB ₇	(Tri-State Input/Output) 8-bit programmable I/O port. Each line configurable independently as an input or output.	


BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Memory Map

The μPD7801 can directly address up to 64K bytes of memory. Except for the on-chip ROM (0-4095) and RAM (65,408-65,535), any memory location can be used as either ROM or RAM. The following memory map defines the 0-64K byte memory space for the μPD7801 showing that the Reset Start Address, Interrupt Start Address, Call Tables, etc., are located in the internal ROM area.



μPD7801

I/O Ports

PORt	FUNCTIONS
Port A	8-bit output port with latch
Port B	8-bit programmable Input/Output port w/latch
Port C	8-bit nibble I/O or Control port
Port E	16-bit Address/Output Port

FUNCTIONAL DESCRIPTION (CONT.)

Port A

Port A is an 8-bit latched output port. Data can be readily transferred between the accumulator and the output latch buffers. The contents of the output latches can be modified using Arithmetic and logic instructions. Data remains latched at Port A unless acted on by another Port A instruction or a RESET is issued.

Port B

Port B is an 8-bit I/O port. Data is latched at Port B in both the Input or Output modes. Each bit of Port B can be independently set to either Input or Output modes. The Mode B register programs the individual lines of Port B to be either an Input (Mode $B_n = 1$) or an Output (Mode $B_n = 0$).

Port C

Port C is an 8-bit I/O port. The Mode C register is used to program the upper 6 bits of Port C to provide control functions or to set the I/O structure per the following table.

	MODE $C_n = 0$	MODE $C_n = 1$
PC0	Output	Input
PC1	Output	Input
PC2	<u>SCS</u> Input	Input
PC3	SAK Output	Output
PC4	To Output	Output
PC5	IO/\overline{M} Output	Output
PC6	HLDA Output	Output
PC7	HOLD Input	Input


Port E

Port E is a 16-bit address bus/output port. It can be set to one of three operating modes using the PER, PEN, or PEX instructions.

- 16-Bit Address Bus — the Per instruction sets this mode for use with external I/O or memory expansion (up to 60K bytes, externally).
- 4-Bit Output Port/12 Bit Address Bus — the PEN instruction sets this mode which allows for memory expansion of up to 4K bytes, externally, plus the transfer of 4-bit nibbles.
- 16-Bit Output Port — the PEX instruction sets Port E to a 16-bit output port. The contents of B and C registers appear on PE8-15 and PE0-7, respectively.

**FUNCTIONAL
DESCRIPTION
(CONT.)**

Timer Operation



TIMER BLOCK DIAGRAM


A programmable 12-bit timer is provided on-chip for measuring time intervals, generating pulses, and general time-related control functions. It is capable of measuring time intervals from $4 \mu s$ to $16 \mu s$ in duration. The timer consists of a prescaler which decrements a 12-bit counter at a fixed $4 \mu s$ rate. Count pulses are loaded into the 12-bit down counter through timer register (TMO and TM1). Count-down operation is initiated upon extension of the STM instruction when the contents of the down counter are fully decremented and a borrow operation occurs, an interval interrupt (INTT) is generated. At the same time, the contents of TMO and TM1 are reloaded into the down-counter and countdown operation is resumed. Count operation may be restarted or initialized with the STM instruction. The duration of the timeout may be altered by loading new contents into the down counter.

The timer flip flop is set by the STM instruction and reset on a countdown operation. Its output (TO) is available externally and may be used in a single pulse mode or general external synchronization.

Timer interrupt (INTT) may be disabled through the interrupt.

7

Serial Port Operation



SERIAL PORT BLOCK DIAGRAM

μPD7801

The on-chip serial port provides basic synchronous serial communication functions allowing the NEC μPD7801 to serially interface with external devices.

Serial Transfers are synchronized with either the internal clock or an external clock input (\overline{SCK}). The transfer rate is fixed at 1 Mbit/second if the internal clock is used or is variable between DC and 1 Mbit/second when an external clock is used. The Clock Source Select is determined by the Mode C register. The serial clock (internal or external \overline{SCK}) is enabled when the Serial Chip Select Signal (\overline{SCS}) goes low. At this time receive and transmit operations through the Serial Input port (SI)/Serial Output port (SO) are enabled. Receive and transmit operations are performed MSB first.

Serial Acknowledge (SAK) goes high when data transfers between the accumulator and Serial Register is completed. SAK goes low when the buffer becomes full after the completion of serial data receive or transmit operations. While SAK is low, no further data can be received.

Interrupt Structure

The μPD7801 provides a maskable interrupt structure capable of handling vectored prioritized interrupts. Interrupts can be generated from six different sources; three external interrupts, two internal interrupts, and non-maskable software interrupt. Each interrupt when activated branches to a designated memory vector location for that interrupt.

FUNCTIONAL DESCRIPTION (CONT.)

INT	VECTORED MEMORY LOCATION	PRIORITY	TYPE
INTT	8	3	Internal, Timer Overflow
INTS	64	6	Internal, Serial Buffer Full/Empty
INT0	4	2	Ext., level sensitive
INT1	16	4	Ext., Rising edge sensitive
INT2	32	5	Ext., Rising/Falling edge sensitive
SOFTI	96	1	Software Interrupt

**FUNCTIONAL
DESCRIPTION
(CONT.)**

RESET (Reset)


An active low-signal on this input for more than 4 μ s forces the μPD7801 into a Reset condition. RESET affects the following internal functions:

- The Interrupt Enable Flags are reset, and Interrupts are inhibited.
- The Interrupt Request Flag is reset.
- The HALT flip flop is reset, and the Halt-state is released.
- The contents of the MODE B register are set to FF_H, and Port B becomes an input port.
- The contents of the MODE C register are set to FF_H. Port C becomes an I/O port and output lines go low.
- All Flags are reset to 0.
- The internal COUNT register for timer operation is set to FFF_H and the timer F/F is reset.
- The ACK F/F is set.
- The HLDA F/F is reset.
- The contents of the Program Counter are set to 0000_H.
- The Address Bus (PE₀₋₁₅), Data Bus (DB₀₋₇), RD, and WR go to a high impedance state.

Once the RESET input goes high, the program is started at location 0000_H.

REGISTERS

The μPD7801 contains sixteen 8-bit registers and two 16-bit registers.



General Purpose Registers (B, C, D, E, H, L)

There are two sets of general purpose registers (Main: B, C, D, E, H, L; Alternate: B', C', D', H', L'). They can function as auxiliary registers to the accumulator or in pairs as data pointers (BC, DE, HL, B'C', D'E', H'L'). Auto Increment and Decrement addressing mode capabilities extend the uses for the DE, HL, D'E', and H'L' register-pairs. The contents of the BC, DE, and HL register-pairs can be exchanged with their Alternate Register counterparts using the EXX instruction.

μPD7801

Vector Register (V)

When defining a scratch pad area in the memory space, the upper 8-bit memory address is defined in the V-register and the lower 8-bits is defined by the immediate data of an instruction. Also the scratch pad indicated by the V-register can be used as 256 x 8-bit working registers for storing software flags, parameters and counters.

FUNCTIONAL DESCRIPTION (CONT.)

Accumulator (A)

All data transfers between the μPD7801 and external memory or I/O are done through the accumulator. The contents of the Accumulator and Vector Registers can be exchanged with their Alternate Registers using the EX instruction.

Program Counter (PC)

The PC is a 16-bit register containing the address of the next instruction to be fetched. Under normal program flow, the PC is automatically incremented. However, in the case of a branch instruction, the PC contents are from another register or an instruction's immediate data. A reset sets the PC to 0000H.

Stack Pointer (SP)

The stack pointer is a 16-bit register used to maintain the top of the stack area (last-in-first-out). The contents of the SP are decremented during a CALL or PUSH instruction or if an interrupt occurs. The SP is incremented during a RETURN or POP instruction.

Register Addressing

Working Register Addressing

ADDRESS MODES

Register Indirect Addressing

Direct Addressing


Auto-Increment Addressing

Immediate Addressing

Auto-Decrement Addressing


Immediate Extended Addressing

Register Addressing




The instruction opcode specifies a register r which contains the operand.

Register Indirect Addressing




The instruction opcode specifies a register pair which contains the memory address of the operand. Mnemonics with an X suffix are ending this address mode.

Auto-Increment Addressing




The opcode specifies a register pair which contains the memory address of the operand. The contents of the register pair is automatically incremented to point to a new operand. This mode provides automatic sequential stepping when working with a table of operands.

ADDRESS MODES (CONT.) Auto-Decrement Addressing




Working Register Addressing



The contents of the register is linked with the byte following the opcode to form a memory address whose contents is the operand. The V register is used to indicate the memory page. This address mode is useful as a short-offset address mode when working with operands in a common memory page where only 1 additional byte is required for the address. Mnemonics with a W suffix ending this address mode.

Direct Addressing



The two bytes following the opcode specify an address of a location containing the operand.

Immediate Addressing



7

Immediate Extended Addressing



Operand Description

INSTRUCTION SET

OPERAND	DESCRIPTION
r	V, A, B, C, D, E, H, L
r1	B, C, D, E, H, L
r2	A, B, C
sr	PA PB PC MK MB MC TM0 TM1 S
sr1	PA PB PC MK S
sr2	PA PB PC MK
rp	SP, B, D, H
rp1	V, B, D, H
rpa	B, D, H, D+, H+, D-, H-
rpa1	B, D, H
wa	8 bit immediate data
word	16 bit immediate data
byte	8 bit immediate data
bit	3 bit immediate data
f	F0, F1, F2, FT, FS,

- Notes:
- When special register operands sr, sr1, sr2 are used; PA=Port A, PB=Port B, PC=Port C, MK=Mask Register, MB=Mode B Register, MC=Mode C Register, TM0=Timer Register 0, TM1=Timer Register 1, S=Serial Register.
 - When register pair operands rp, rp1 are used; SP=Stack Pointer, B=BC, D=DE, H=HL, V=VA.
 - Operands rPa, rPa1, wa are used in indirect addressing and auto-increment/auto-decrement addressing modes.
 $B=(BC)$, $D=(DE)$, $H=(HL)$
 $D+=(DE)^+$, $H+=(HL)^+$, $D-=(DE)^-$, $H-=(HL)^-$.
 - When the interrupt operand f is used; F0=INTF0, F1=INTF1, F2=INTF2, FT=INTFT, FS=INTFS.

INSTRUCTION GROUPS

MNEMONIC	OPERANDS	NO. BYTES	CLOCK CYCLES	OPERATION	SKIP CONDITION	FLAGS	
						CY	Z
8-BIT DATA TRANSFER							
MOV	r1, A	1	4	r1 ← A			
MOV	A, r1	1	4	A ← r1			
MOV	sr, A	2	10	sr ← A			
MOV	A, sr1	2	10	A ← sr1			
MOV	r, word	4	17	r ← (word)			
MOV	word, r	4	17	(word) ← r			
MVI	r, byte	2	7	r ← byte			
MVIW	wa, byte	3	13	(V, wa) ← byte			
MVIX	rpa1, byte	2	10	(rpa1) ← byte			
STAW	wa	2	10	(V, wa) ← A			
LDAW	wa	2	10	A ← (V, wa)			
STAX	rpa	1	7	(rpa) ← A			
LDAX	rpa	1	7	A ← (rpa)			
EXX		1	4	Exchange register sets			
EX		1	4	V, A ↔ V, A			
BLOCK		1	13 (C+1)	(DE) ⁺ ← (HL) ⁺ , C ← C - 1			
16-BIT DATA TRANSFER							
SBCD	word	4	20	(word) ← C, (word + 1) ← B			
SDED	word	4	20	(word) ← E, (word + 1) ← D			
SHLD	word	4	20	(word) ← L, (word + 1) ← H			
SSPD	word	4	20	(word) ← SP _L , (word + 1) ← SP _H			
LBCD	word	4	20	C ← (word), B ← (word + 1)			
LDED	word	4	20	E ← (word), D ← (word + 1)			
LHLD	word	4	20	L ← (word), H ← (word + 1)			
LSPD	word	4	20	SP _L ← (word), SP _H ← (word + 1)			
PUSH	rp1	2	17	(SP - 1) ← rp1 _H , (SP - 2) ← rp1 _L			
POP	rp1	2	15	rp1 _L ← (SP) rp1 _H ← (SP + 1), SP ← SP + 2			
LXI	rp, word	3	10	rp ← word			
TABLE		1	19	C ← (PC + 2 + A) B ← (PC + 2 + A + 1)			

MNEMONIC	OPERANDS	NO. BYTES	CLOCK CYCLES	OPERATION	SKIP CONDITION	FLAGS	
						CY	Z
ARITHMETIC							
ADD	A, r	2	8	$A \leftarrow A + r$		‡	‡
ADD	r, A	2	8	$r \leftarrow r + A$		‡	‡
ADDX	rpa	2	11	$A \leftarrow A + (rpa)$		‡	‡
ADC	A, r	2	8	$A \leftarrow A + r + CY$		‡	‡
ADC	r, A	2	8	$r \leftarrow r + A + CY$		‡	‡
ADCX	rpa	2	11	$A \leftarrow A + (rpa) + CY$		‡	‡
SUB	A, r	2	8	$A \leftarrow A - r$		‡	‡
SUB	r, A	2	8	$r \leftarrow r - A$		‡	‡
SUBX	rpa	2	11	$A \leftarrow A - (rpa)$		‡	‡
SBB	A, r	2	8	$A \leftarrow A - r - CY$		‡	‡
SBB	r, A	2	8	$r \leftarrow r - A - CY$		‡	‡
SBBX	rpa	2	11	$A \leftarrow A - (rpa) - CY$		‡	‡
ADDNC	A, r	2	8	$A \leftarrow A + r$	No Carry	‡	‡
ADDNC	r, A	2	8	$r \leftarrow r + A$	No Carry	‡	‡
ADDNCX	rpa	2	11	$A \leftarrow A + (rpa)$	No Carry	‡	‡
SUBNB	A, r	2	8	$A \leftarrow A - r$	No Borrow	‡	‡
SUBNB	r, A	2	8	$r \leftarrow r - A$	No Borrow	‡	‡
SUBNBX	rpa	2	11	$A \leftarrow A - (rpa)$	No Borrow	‡	‡
LOGICAL							
ANA	A, r	2	8	$A \leftarrow A \wedge r$			‡
ANA	r, A	2	8	$r \leftarrow r \wedge A$			‡
ANAX	rpa	2	11	$A \leftarrow A \wedge (rpa)$			‡
ORA	A, r	2	8	$A \leftarrow A \vee r$			‡
ORA	r, A	2	8	$r \leftarrow r \vee A$			‡
ORAX	rpa	2	11	$A \leftarrow A \vee (rpa)$			‡
XRA	A, r	2	8	$A \leftarrow A \veebar r$			‡
XRA	r, A	2	8	$A \leftarrow r \veebar A$			‡
XRAX	rpa	2	11	$A \leftarrow A \veebar (rpa)$			‡
GTA	A, r	2	8	$A \leftarrow A - 1$	No Borrow	‡	‡

INSTRUCTION GROUPS (CONT.)

MNEMONIC	OPERANDS	NO. BYTES	CLOCK CYCLES	OPERATION	SKIP CONDITION	FLAGS	
						CY	Z
LOGICAL (CONT.)							
GTAX	rpa	2	11	A - (rpa) - 1	No Borrow	†	†
LTA	A, r	2	8	A - r	Borrow	†	†
LTA	r, A	2	8	r - A	Borrow	†	†
LTAX	rpa	2	11	A - (rpa)	Borrow	†	†
ONA	A, r	2	8	A \wedge r	No Zero	†	†
ONAX	rpa	2	11	A \wedge (rpa)	No Zero	†	†
OFFA	A, r	2	8	A \wedge r	Zero	†	†
OFFAX	rpa	2	11	A \wedge (rpa)	Zero	†	†
NEA	A, r	2	8	A - r	No Zero	†	†
NEA	r, A	2	8	r - A	No Zero	†	†
NEAX	rpa	2	11	A - (rpa)	No Zero	†	†
EQA	A, r	2	8	A - r	Zero	†	†
EQA	r, A	2	8	r - A	Zero	†	†
EQAX	rpa	2	11	A - (rpa)	Zero	†	†
IMMEDIATE DATA TRANSFER (ACCUMULATOR)							
XRI	A, byte	2	7	A \leftarrow A \vee byte		†	†
ADINC	A, byte	2	7	A \leftarrow A + byte	No Carry	†	†
SUINB	A, byte	2	7	A \leftarrow A - byte	No Borrow	†	†
ADI	A, byte	2	7	A \leftarrow A + byte		†	†
ACI	A, byte	2	7	A \leftarrow A + byte + CY		†	†
SUI	A, byte	2	7	A \leftarrow A - byte		†	†
SBI	A, byte	2	7	A \leftarrow A - byte - CY		†	†
ANI	A, byte	2	7	A \leftarrow A \wedge byte		†	†
ORI	A, byte	2	7	A \leftarrow A \vee byte		†	†
GTI	A, byte	2	7	A - byte - 1	No Borrow	†	†
LTI	A, byte	2	7	A - byte	Borrow	†	†
ONI	A, byte	2	7	A \wedge byte	No Zero	†	†
OFFI	A, byte	2	7	A \wedge byte	Zero	†	†
NEI	A, byte	2	7	A - byte	No Zero	†	†
EQI	A, byte	2	7	A - byte	Zero	†	†

INSTRUCTION GROUPS (CONT.)

MNEMONIC	OPERANDS	NO. BYTES	CLOCK CYCLES	OPERATION	SKIP CONDITION	FLAGS	
						CY	Z
IMMEDIATE DATA TRANSFER							
XRI	r, byte	3	11	$r \leftarrow r \vee\!\!~\text{byte}$			‡
ADINC	r, byte	3	11	$r \leftarrow r + \text{byte}$	No Carry	‡	‡
SUINB	r, byte	3	11	$r \leftarrow r - \text{byte}$	No Borrow	‡	‡
ADI	r, byte	3	11	$r \leftarrow r + \text{byte}$		‡	‡
ACI	r, byte	3	11	$r \leftarrow r + \text{byte} + \text{CY}$		‡	‡
SUI	r, byte	3	11	$r \leftarrow r - \text{byte}$		‡	‡
SBI	r, byte	3	11	$r \leftarrow r - \text{byte} - \text{CY}$		‡	‡
ANI	r, byte	3	11	$r \leftarrow r \wedge \text{byte}$		‡	‡
ORJ	r, byte	3	11	$r \leftarrow r \vee \text{byte}$			‡
GTI	r, byte	3	11	$r = \text{byte} - 1$	No Borrow	‡	‡
LTI	r, byte	3	11	$r = \text{byte}$	Borrow	‡	‡
ONI	r, byte	3	11	$r \wedge \text{byte}$	No Zero		‡
OFFI	r, byte	3	11	$r \wedge \text{byte}$	Zero		‡
NEI	r, byte	3	11	$r = \text{byte}$	No Zero	‡	‡
EQI	r, byte	3	11	$r = \text{byte}$	Zero	‡	‡
IMMEDIATE DATA TRANSFER (SPECIAL REGISTER)							
XRI	sr2, byte	3	17	$sr2 \leftarrow sr2 \vee\!\!~\text{byte}$			‡
ADINC	sr2, byte	3	17	$sr2 \leftarrow sr2 + \text{byte}$	No Carry	‡	‡
SUINB	sr2, byte	3	17	$sr2 \leftarrow sr2 - \text{byte}$	No Borrow	‡	‡
ADI	sr2, byte	3	17	$sr2 \leftarrow sr2 + \text{byte}$		‡	‡
ACI	sr2, byte	3	17	$sr2 \leftarrow sr2 + \text{byte} + \text{CY}$		‡	‡
SUI	sr2, byte	3	17	$sr2 \leftarrow sr2 - \text{byte}$		‡	‡
SBI	sr2, byte	3	17	$sr2 \leftarrow sr2 - \text{byte} - \text{CY}$		‡	‡
ANI	sr2, byte	3	17	$sr2 \leftarrow sr2 \wedge \text{byte}$			‡
ORI	sr2, byte	3	17	$sr2 \leftarrow sr2 \vee \text{byte}$			‡
GTI	sr2, byte	3	14	$sr2 = \text{byte} - 1$	No Borrow	‡	‡
LTI	sr2, byte	3	14	$sr2 = \text{byte}$	Borrow	‡	‡
ONI	sr2, byte	3	14	$sr2 \wedge \text{byte}$	No Zero		‡

INSTRUCTION GROUPS (CONT.)

MNEMONIC	OPERANDS	NO. BYTES	CLOCK CYCLES	OPERATION	SKIP CONDITION	FLAGS	
						CY	Z
IMMEDIATE DATA TRANSFER (SPECIAL REGISTER) (CONT.)							
OFFI	sr2, byte	3	14	sr2 \wedge byte	Zero		‡
NEI	sr2, byte	3	14	sr2 - byte	No Zero	‡	‡
EQI	sr2, byte	3	14	sr2 - byte	Zero	‡	‡
WORKING REGISTER							
XRAW	wa	3	14	A \leftarrow A \vee (V, wa)			‡
ADDNCW	wa	3	14	A \leftarrow A + (V, wa)	No Carry	‡	‡
SUBNBW	wa	3	14	A \leftarrow A - (V, wa)	No Borrow	‡	‡
ADDW	wa	3	14	A \leftarrow A + (V, wa)		‡	‡
ADCW	wa	3	14	A \leftarrow A + (V, wa) + CY		‡	‡
SUBW	wa	3	14	A \leftarrow A - (V, wa)		‡	‡
SBBW	wa	3	14	A \leftarrow A - (V, wa) - CW		‡	‡
ANAW	wa	3	14	A \leftarrow A \wedge (V, wa)			‡
ORAW	wa	3	14	A \leftarrow A \vee (V, wa)			‡
GTAW	wa	3	14	A \leftarrow (V, wa) - 1	No Borrow	‡	‡
LTAW	wa	3	14	A - (V, wa)	Borrow	‡	‡
ONAW	wa	3	14	A \wedge (V, wa)	No Zero		‡
OFFAW	wa	3	14	A \wedge (V, wa)	Zero		‡
NEAW	wa	3	14	A - (V, wa)	No Zero	‡	‡
EQAW	wa	3	14	A - (V, wa)	Zero	‡	‡
ANIW	wa, byte	3	16	(V, wa) \leftarrow (V, wa) \wedge byte			‡
ORIW	wa, byte	3	16	(V, wa) \leftarrow (V, wa) \vee byte			‡
GTIW	wa, byte	3	13	(V, wa) - byte - 1	No Borrow	‡	‡
LTIW	wa, byte	3	13	(V, wa) - byte	Borrow	‡	‡
ONIW	wa, byte	3	13	(V, wa) \wedge byte	No Zero		‡
OFFIW	wa, byte	3	13	(V, wa) \wedge byte	Zero		‡
NEIW	wa, byte	3	13	(V, wa) - byte	No Zero	‡	‡
EQIW	wa, byte	3	13	(V, wa) - byte	Zero	‡	‡
INCREMENT/DECREMENT							
INR	r2	1	4	r2 - z2 + 1	Carry		‡
INRW	wa	2	13	(V, wa) \leftarrow (V, wa) + 1	Carry		‡

MNEMONIC	OPERANDS	NO. BYTES	CLOCK CYCLES	OPERATION	SKIP CONDITION	FLAGS
					CY	Z
INCREMENT/DECREMENT (CONT.)						
DCR	r2	1	4	$r2 \leftarrow r2 - 1$	Borrow	\ddagger
DCRW	wa	2	13	$(V, wa) \leftarrow (V, wa) - 1$	Borrow	\ddagger
INX	rp	1	7	$rp \leftarrow rp + 1$		
DCX	rp	1	7	$rp \leftarrow rp - 1$		
ROTATE AND SHIFT						
RLD		2	17	Rotate Left Digit		
RRD		2	17	Rotate Right Digit		
RAL		2	8	$Am + 1 \leftarrow Am, A_0 \leftarrow CY, CY \leftarrow A_7$	\ddagger	
RCL		2	8	$Cm + 1 \leftarrow Cm, C_0 \leftarrow CY, CY \leftarrow C_7$	\ddagger	
RAR		2	8	$Am - 1 \leftarrow Am, A_7 \leftarrow CY, CY \leftarrow A_0$	\ddagger	
RCR		2	8	$Cm - 1 \leftarrow Cm, C_7 \leftarrow CY, CY \leftarrow C_0$	\ddagger	
SHAL		2	8	$Am + 1 \leftarrow Am, A_0 \leftarrow 0, CY \leftarrow A_7$	\ddagger	
SHCL		2	8	$Cm + 1 \leftarrow CM, C_0 \leftarrow 0, CY \leftarrow C_7$	\ddagger	
SHAR		2	8	$Am - 1 \leftarrow Am, A_7 \leftarrow 0, CY \leftarrow A_0$	\ddagger	
SHCR		2	8	$Cm - 1 \leftarrow Cm, C_7 \leftarrow 0, CY \leftarrow C_0$	\ddagger	
JUMP						
JMP	word	3	10	$PC \leftarrow \text{word}$		
JB		1	4	$PC_H \leftarrow B, PC_L \leftarrow C$		
JR	word	1	13	$PC \leftarrow PC + 1 + jdisp1$		
JRE	word	2	13	$PC \leftarrow PC + 2 + jdisp$		
CALL						
CALL	word	3	16	$(SP - 1) \leftarrow (PC - 3)_H, (SP - 2) \leftarrow (PC - 3)_L, PC \leftarrow \text{word}$		
CALB		1	13	$(SP - 1) \leftarrow (PC - 1)_H, (SP - 2) \leftarrow (PC - 1)_L, PC_H \leftarrow B, PC_L \leftarrow C$		
CALF	word	2	16	$(SP - 1) \leftarrow (PC - 2)_H, (SP - 2) \leftarrow (PC - 2)_L, PC_{15} \sim 11 \leftarrow 00001, PC_{10} \sim 0 \leftarrow fa$		
CALT	word	1	19	$(SP - 1) \leftarrow (PC - 1)_H, (SP - 2) \leftarrow (PC - 1)_L, PC_L \leftarrow (128 - 2ta), PC_H \leftarrow (129 + 2ta)$		
SOFTI		1	19	$(SP - 1) \leftarrow PSW, SP - 2, (SP - 3) \leftarrow PC, PC \leftarrow 0060_H, SIRQ \leftarrow 1$		

INSTRUCTION GROUPS (CONT.)

MNEMONIC	OPERANDS	NO. BYTES	CLOCK CYCLES	OPERATION	SKIP CONDITION	FLAGS
					CY	Z
RETURN						
RET		1	11	PCL \leftarrow (SP), PCH \leftarrow (SP + 1) SP \leftarrow SP - 2		
RETS		1	11+a	PCL \leftarrow (SP), PCH \leftarrow (SP + 1), SP \leftarrow SP + 2, PC \leftarrow PC + n		
RETI		1	15	PCL \leftarrow (SP), PCH \leftarrow (SP + 1) PSW \leftarrow (SP+2), SP \leftarrow SP+3, SIRQ \leftarrow 0		
SKIP						
BIT	bit, wa	2	10	Bit test	(V, wa) bit $= 1$	
SKC		2	8	Skip if Carry	CY = 1	
SKNC		2	8	Skip if No Carry	CY = 0	
SKZ		2	8	Skip if Zero	Z = 1	
SKNZ		2	8	Skip if No Zero	Z = 0	
SKIT	f	2	8	Skip if INT X = 1, then reset INT X	f = 1	
SKNIT	f	2	8	Skip if No INT X otherwise reset INT X	f = 0	
CPU CONTROL						
NOP		1	4	No Operation		
EI		2	8	Enable Interrupt		
DI		2	8	Disable Interrupt		
HLT		1	6	Halt		
SERIAL PORT CONTROL						
SIO		1	4	Start (Trigger) Serial I/O		
STM		1	4	Start Timer		
INPUT/OUTPUT						
IN	byte	2	10	AB15-8 \leftarrow B, AB7-0 \leftarrow byte A \leftarrow DB7-0		
OUT	byte	2	10	AB15-8 \leftarrow B, AB7-0 \leftarrow byte DB7-0 \leftarrow A		
PEX		2	11	PE15-8 \leftarrow B, PE7-0 \leftarrow C		
PEN		2	11	PE15-12 \leftarrow B7-4		
PER		2	11	Port E AB Mode		

Program Status Word (PSW) Operation

OPERATION					SKIP	D6	D5	D4	D3	D2	D0
REG, MEMORY			IMMEDIATE			Z	SK	HC	L1	L0	CY
ADD	ADDW	ADDX	ADI			‡	0	‡	0	0	‡
ADC	ADCW	ADCX	ACI								
SUB	SUBW	SUBX	SUI								
SBB	SBBW	SBBX	SBI								
ANA	ANAW	ANAX	ANI	ANIW		‡	0	•	0	0	•
ORA	ORAW	ORAX	ORI	ORIW							
XRA	XRAW	XRAX	XRI								
ADDNC	ADDNCW	ADDNCX	ADINC			‡	‡	‡	0	0	‡
SUBNB	SUBNBW	SUBNBX	SUINB								
GTA	GTAW	GTAX	GTI	GTIW							
LTA	LTAW	LTAX	LTI	LTIW							
ONA	ONAW	ONAX	ONI	ONIW		‡	‡	•	0	0	•
OFFA	OFFAW	OFFAX	OFFI	OFFIW							
NEA	NEAW	NEAX	NEI	NEIW		‡	‡	‡	0	0	‡
EQA	EQAW	EQAX	EQI	EQIW							
INR	INRW					‡	‡	‡	0	0	•
DCR	DCRW										
DAA						‡	0	‡	0	0	‡
RAL, RAR, RCL, RCR SHAL, SHAR, SHCL, SHCR						•	0	•	0	0	‡
RLD, RRD						•	0	•	0	0	•
STC						•	0	•	0	0	1
CLC						•	0	•	0	0	0
MVI A, byte						•	0	•	1	0	•
MVI L, byte LXI H, word						•	0	•	0	1	•
					BIT						
					SKC						
					SKNC						
					SKZ						
					SKNZ						
					SKIT						
					SKNIT						
					RETS	•	1	•	0	0	•
All other instructions						•	0	•	0	0	•

‡ Flag affected according to result of operation

1 Flag set

0 Flag reset

• Flag not affected

ABSOLUTE MAXIMUM RATINGS*	Operating Temperature	-10°C to +70°C
	Storage Temperature	-65°C to +125°C
	Voltage On Any Pin	-0.3V to +7.0V

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

* $T_a = 25^\circ\text{C}$

DC CHARACTERISTICS $T_a = 25^\circ\text{C}, V_{CC} = +5.0\text{V} \pm 10\%$

PARAMETER	SYMBOL	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
Input Low Voltage	V_{IL}	0		0.8	V	
Input High Voltage	V_{IH1}	2.0		V_{CC}	V	Except \bar{SCK} , X1
	V_{IH2}	3.8		V_{CC}	V	\bar{SCK} , X1
Output Low Voltage	V_{OL}			0.45	V	$I_{OL} = 2.0\text{ mA}$
Output High Voltage	V_{OH1}	2.4			V	$I_{OH} = -100\text{ }\mu\text{A}$
	V_{OH2}	2.0			V	$I_{OH} = -500\text{ }\mu\text{A}$
Low Level Input Leakage Current	I_{LIL}			-10	μA	$V_{IN} = 0\text{V}$
High Level Input Leakage Current	I_{LIH}			10	μA	$V_{IN} = V_{CC}$
Low Level Output Leakage Current	I_{LOL}			-10	μA	$V_{OUT} = 0.45\text{V}$
High Level Output Leakage Current	I_{LOH}			10	μA	$V_{OUT} = V_{CC}$
V_{CC} Power Supply Current	I_{CC}		110	200	mA	

CAPACITANCE $T_a = 25^\circ\text{C}, V_{CC} = \text{GND} = 0\text{V}$

PARAMETER	SYMBOL	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	C_I			10	pF	$f_c = 1\text{ MHz}$ All pins not under test at 0V
Output Capacitance	C_O			20	pF	
Input/Output Capacitance	C_{IO}			20	pF	

-10 to +70°C, V_{CC} = +5.0V ± 10%

AC CHARACTERISTICS

CLOCK TIMING

PARAMETER	SYMBOL	LIMITS		UNITS	TEST CONDITIONS
		MIN	MAX		
X1 Input Cycle Time	t _{CYX}	227	1000	ns	
X1 Input Low Level Width	t _{XXL}	106		ns	
X1 Input High Level Width	t _{XXH}	106		ns	
φ _{OUT} Cycle Time	t _{CYφ}	454	2000	ns	
φ _{OUT} Low Level Width	t _{φφL}	150		ns	
φ _{OUT} High Level Width	t _{φφH}	150		ns	
φ _{OUT} Rise/Fall Time	t _{r,tf}		40	ns	

READ/WRITE OPERATION

PARAMETER	SYMBOL	LIMITS		UNITS	TEST CONDITIONS
		MIN	MAX		
RD L.E. → φ _{OUT} L.E.	t _{Rφ}	100		ns	
Address (PE ₀₋₁₅) → Data Input	t _{AD1}		550 + 500 × N	ns	
RD T.E. → Address	t _{RA}	200(T3); 700(T4)		ns	
RD L.E. → Data Input	t _{RD}		350 + 500 × N	ns	
RD T.E. → Data Hold Time	t _{RDH}	0		ns	
RD Low Level Width	t _{RR}	850 + 500 × N		ns	
RD L.E. → WAIT L.E.	t _{RWT}		450	ns	
Address (PE ₀₋₁₅) → WAIT L.E.	t _{AWT1}		650	ns	
WAIT Set Up Time (Referenced from φ _{OUT} L.E.)	t _{WTS}	290		ns	
WAIT Hold Time (Referenced from φ _{OUT} L.E.)	t _{WTH}	0		ns	
M1 → RD L.E.	t _{MR}	200		ns	
RD T.E. → M1	t _{RM}	200		ns	
IO/M → RD L.E.	t _{IR}	200		ns	
RD T.E. → IO/M	t _{RI}	200		ns	
φ _{OUT} L.E. → WR L.E.	t _{φW}	40	125	ns	
Address (PE ₀₋₁₅) → φ _{OUT} T.E.	t _{Aφ}	100	300	ns	
Address (PE ₀₋₁₅) → Data Output	t _{AD2}	450		ns	
Data Output → WR T.E.	t _{DW}	600 + 500 × N		ns	
WR T.E. → Data Stabilization Time	t _{WD}	150		ns	
Address (PE ₀₋₁₅) → WR L.E.	t _{AW}	400		ns	
WR T.E. → Address Stabilization Time	t _{WA}	200		ns	
WR Low Level Width	t _{WW}	600 + 500 × N		ns	
IO/M → WR L.E.	t _{IW}	500		ns	
WR T.E. → IO/M	t _{WI}	250		ns	

t_{CYφ} = 500 ns

SERIAL I/O OPERATION


PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
SCK Cycle Time	tCYK	800		ns	SCK Input
		900	4000	ns	SCK Output
SCK Low Level Width	tKKL	350		ns	SCK Input
		400		ns	SCK Output
SCK High Level Width	tKKH	350		ns	SCK Input
		400		ns	SCK Output
SI Set-Up Time (referenced from SCK T.E.)	tSIS	140		ns	
SI Hold Time (referenced from SCK T.E.)	tSIH	260		ns	
SCK L.E. → SO Delay Time	tKO		180	ns	
SCS High → SCK L.E.	tCSK	100		ns	
SCK T.E. → SCS Low	tKCS	100		ns	
SCK T.E. → SAK Low	tKSA		260	ns	

HOLD OPERATION

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
HOLD Set-Up Time (referenced from ØOUT L.E.)	tHDS ₁	200		ns	$t_{CY\phi} = 500 \text{ ns}$
	tHDS ₂	200		ns	
HOLD Hold Time (referenced from ØOUT L.E.)	tHDH	0		ns	
ØOUT L.E. → HLDA	tDHA	110	100	ns	
HLDA High → Bus Floating (High Z State)	tHABF	-150	150	ns	
HLDA Low → Bus Enable	tHABE		350	ns	

Notes:

- ① AC Signal waveform (unless otherwise specified)



- ② Output Timing is measured with 1 TTL + 200 pF measuring points are $V_{OH} = 2.0V$
 $V_{OL} = 0.8V$

- ③ L.E. = Leading Edge, T.E. = Trailing Edge


$t_{CY\phi}$ DEPENDENT AC PARAMETERS

PARAMETER	EQUATION	MIN/MAX	UNIT
$t_{R\phi}$	(1/5) T	MIN	ns
t_{AD_1}	(3/2 + N) T - 200	MAX	ns
$t_{RA} (T_3)$	(1/2) T - 50	MIN	ns
$t_{RA} (T_4)$	(3/2) T - 50	MIN	ns
t_{RD}	(1 + N) T - 150	MAX	ns
t_{RR}	(2 + N) T - 150	MIN	ns
t_{RWT}	(3/2) T - 300	MAX	ns
t_{AWT_1}	(2) T - 350	MAX	ns
t_{MR}	(1/2) T - 50	MIN	ns
t_{RM}	(1/2) T - 50	MIN	ns
t_{IR}	(1/2) T - 50	MIN	ns
t_{RI}	(1/2) T - 50	MIN	ns
$t_{\phi W}$	(1/4) T	MAX	ns
$t_{A\phi}$	(1/5) T	MIN	ns
t_{AD_2}	T - 50	MIN	ns
t_{DW}	(3/2 + N) T - 150	MIN	ns
t_{WD}	(1/2) T - 100	MIN	ns
t_{AW}	T - 100	MIN	ns
t_{WA}	(1/2) T - 50	MIN	ns
t_{WW}	(3/2 + N) T - 150	MIN	ns
t_{IW}	T	MIN	ns
t_{WI}	(1/2) T	MIN	ns
t_{HABE}	(1/2) T - 150	MAX	ns

**AC CHARACTERISTICS
(CONT.)**


- Notes:
- ① N = Number of Wait States
 - ② T = $t_{CY\phi}$
 - ③ Only above parameters are $t_{CY\phi}$ dependent
 - ④ When a crystal frequency other than 4 MHz is used ($t_{CY\phi} = 500$ ns)
the above equations can be used to calculate AC parameter
values.

CLOCK TIMING




TIMING WAVEFORMS

**TIMING WAVEFORMS
(CONT.)**




READ OPERATION




7


WRITE OPERATION



SERIAL I/O OPERATION




HOLD OPERATION



PACKAGE INFORMATION


STRAIGHT LEADS



(Plastic)		
ITEM	MILLIMETERS	INCHES
A	41.8 MAX	1.65
B	1.22	0.06
C	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	39.37	1.56
F	1.27	0.05
G	6.75	0.27
H	9.3	0.37
I	3.6	0.14
J	35.1	1.38
K	30.0	1.18
L	16.5	0.65
M	0.25 ± 0.05	0.01 ± 0.002

7

BENT LEADS



(Unit:mm)

