nedoPC.org

Community of electronics hobbyists established in 2002

...
Atom Feed | View unanswered posts | View active topics It is currently 17 Dec 2017 05:46



Reply to topic  [ 11 posts ] 
Open source CMOS reusable blocks for LTspice IV and Magic 8 
Author Message
Admin
User avatar

Joined: 09 Jan 2003 00:22
Posts: 15920
Location: Colorado
Reply with quote
In January 2015 I was playing with LTspice IV and decided to create a number of reusable blocks of CMOS logic for our nedoPC.org community.
Later I started adding CMOS layouts, created in Magic VLSI Layout Tool v8.0, and some were even silicon proven in October 2015 for CMOS 0.5um technology...

http://nedopc.org/nedopc/files/nedocon-cmoslib.zip (693K) v1.0alpha (March 2016)

This PUBLIC DOMAIN archive consists of a number of close to reality
CMOS blocks for LTspice IV in form of ASC and ASY files that you need
to copy (from "sym" subfolder) to

C:\Program Files\LTC\LTspiceIV\lib\sym\

You can see internals of any block and you can use it anywhere.
Tests are also included with screenshots of oscillograms. Enjoy!

cmos-not - NOT gate (invertor)
cmos-nand - 2-input NOT-AND gate
cmos-nand3 - 3-input NOT-AND gate
cmos-nor - 2-input NOT-OR gate
cmos-nor3 - 3-input NOT-OR gate
cmos-tgate - transmission gate (SPST switch)
cmos-tgate2 - 2 transmission gates connected as SPDT switch

Then it will be xor, nor-and, rs-trig, d-trig, mux2, mux4, mux8 etc.

P.S. Used book:

Uyemura, John P. Circuit design for CMOS VLSI. 1992 (11th printing 1998) ISBN 0-7923-9184-5

P.P.S. On January 8th, 2016 I started adding silicon proven Magic layouts here...

_________________
:eugeek: https://twitter.com/Shaos1973


Last edited by Shaos on 16 Feb 2015 02:05, edited 14 times in total.



24 Jan 2015 18:41
Profile WWW
Admin
User avatar

Joined: 09 Jan 2003 00:22
Posts: 15920
Location: Colorado
Reply with quote
Inverter cmos-not (with added parasitic capacitor on output to simulate gate delay - about 0.1ns):



Testing:



Voltage transfer curve:

Image

P.S. In January 2016 CMOS layout 0.5um for Magic v8.0 was added here (silicon proven in October 2015):



Simulation of 1 GHz input (SPICE model extracted from layout by Magic and simulated by ngspice):


_________________
:eugeek: https://twitter.com/Shaos1973


Last edited by Shaos on 04 Feb 2015 08:32, edited 2 times in total.



24 Jan 2015 19:18
Profile WWW
Admin
User avatar

Joined: 09 Jan 2003 00:22
Posts: 15920
Location: Colorado
Reply with quote
Two input NAND block cmos-nand (with parasitic capacitor on output to simulate gate delay - about 0.2ns):



Test schematics:



Voltage transfer curve:

Image

Blue curve is output when both inputs connected together and two other curves for cases when one of the inputs tied to high voltage.

P.S. Magic layout and simulation (silicon proven in October 2015):



Both inputs changed, then just one - 1st one (A) and 2nd one (B):


1GHz signal on both inputs:

_________________
:eugeek: https://twitter.com/Shaos1973


Last edited by Shaos on 07 Feb 2015 05:26, edited 4 times in total.



24 Jan 2015 19:21
Profile WWW
Admin
User avatar

Joined: 09 Jan 2003 00:22
Posts: 15920
Location: Colorado
Reply with quote
Two input NOR cmos-nor



Test schematics:



Voltage transfer curve:

Image

Blue curve is output when both inputs connected together and two other curves for cases when one of the inputs tied to the ground.

_________________
:eugeek: https://twitter.com/Shaos1973


Last edited by Shaos on 07 Feb 2015 05:27, edited 2 times in total.



24 Jan 2015 19:24
Profile WWW
Admin
User avatar

Joined: 09 Jan 2003 00:22
Posts: 15920
Location: Colorado
Reply with quote
Single CMOS switch (transmission gate) cmos-tgate




_________________
:eugeek: https://twitter.com/Shaos1973


Last edited by Shaos on 30 Jan 2015 20:51, edited 1 time in total.



25 Jan 2015 00:14
Profile WWW
Admin
User avatar

Joined: 09 Jan 2003 00:22
Posts: 15920
Location: Colorado
Reply with quote
SPDT CMOS-switch (2 transmission gates) cmos-tgate2




_________________
:eugeek: https://twitter.com/Shaos1973


Last edited by Shaos on 30 Jan 2015 20:52, edited 1 time in total.



25 Jan 2015 00:55
Profile WWW
Admin
User avatar

Joined: 09 Jan 2003 00:22
Posts: 15920
Location: Colorado
Reply with quote
Post 
Three input NAND block cmos-nand3



Test schematics:



Voltage transfer curve:

Image

Curve is moving if we connect different number of inputs to V+

_________________
:eugeek: https://twitter.com/Shaos1973


14 Feb 2015 17:14
Profile WWW
Admin
User avatar

Joined: 09 Jan 2003 00:22
Posts: 15920
Location: Colorado
Reply with quote
Post 
Three input NOR block cmos-nor3



Test schematics:



Voltage transfer curve:

Image

Curve is moving if connect different number of inputs to ground

_________________
:eugeek: https://twitter.com/Shaos1973


14 Feb 2015 17:16
Profile WWW
Admin
User avatar

Joined: 09 Jan 2003 00:22
Posts: 15920
Location: Colorado
Reply with quote
I moved library elements to folder "sym"

_________________
:eugeek: https://twitter.com/Shaos1973


06 Jun 2015 22:18
Profile WWW
Admin
User avatar

Joined: 09 Jan 2003 00:22
Posts: 15920
Location: Colorado
Reply with quote
I decided to add "silicon proven" layouts of CMOS reusable blocks to the same archive...

_________________
:eugeek: https://twitter.com/Shaos1973


06 Jan 2016 15:55
Profile WWW
Admin
User avatar

Joined: 09 Jan 2003 00:22
Posts: 15920
Location: Colorado
Reply with quote
And now on Hackaday!

https://hackaday.io/project/11779-shared-silicon

_________________
:eugeek: https://twitter.com/Shaos1973


02 Oct 2016 22:20
Profile WWW
Display posts from previous:  Sort by  
Reply to topic   [ 11 posts ] 

Who is online

Users browsing this forum: No registered users and 2 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software.